

LMH6642/6643/6644

3V, Low Power, 130MHz, 75mA Rail-to-Rail Output Amplifiers

General Description

The LMH664X family true single supply voltage feedback amplifiers offer high speed (130MHz), low distortion (-62dBc), and exceptionally high output current (approximately 75mA) at low cost and with reduced power consumption when compared against existing devices with similar performance.

Input common mode voltage range extends to 0.5V below V-and 1V from V+. Output voltage range extends to within 40mV of either supply rail, allowing wide dynamic range especially desirable in low voltage applications. The output stage is capable of approximately 75mA in order to drive heavy loads. Fast output Slew Rate (130V/µs) ensures large peak-to-peak output swings can be maintained even at higher speeds, resulting in exceptional full power bandwidth of 40MHz with a 3V supply. These characteristics, along with low cost, are ideal features for a multitude of industrial and commercial applications.

Careful attention has been paid to ensure device stability under all operating voltages and modes. The result is a very well behaved frequency response characteristic (0.1dB gain flatness up the 12MHz under 150 Ω load and $A_V=+2)$ with minimal peaking (typically 2dB maximum) for any gain setting and under both heavy and light loads. This along with fast settling time (68ns) and low distortion allows the device to operate well in ADC buffer, and high frequency filter applications as well as other applications.

This device family offers professional quality video performance with low DG (0.01%) and DP (0.01°) characteristics. Differential Gain and Differential Phase characteristics are also well maintained under heavy loads (150 Ω) and throughout the output voltage range. The LMH664X family is offered

in single (LMH6642), dual (LMH6643), and quad (LMH6644) options. See ordering information for packages offered.

Features

(V_S = \pm 5V, T_A = 25°C, R_L = 2k Ω , A_V = +1. Typical values unless specified).

unless specified).

■ -3dB BW (A_V = +1) 130MHz

■ Supply voltage range 3V to 12.8V

■ Slew rate (Note 8), (A_V = −1) 130V/µs
■ Supply current (no load) 2.7mA/amp

Output short circuit current +115mA/-145mA
 Linear output current ±75mA

■ Input common mode volt. 0.5V beyond V⁻, 1V from V⁺

Output voltage swing
 Input voltage noise (100kHz)
 40mV from rails
 17nV √Hz

■ Input voltage noise (100kHz) $17nV/\sqrt{Hz}$ ■ Input current noise (100kHz) $0.9pA/\sqrt{Hz}$

■ THD (5MHz, $R_L = 2k\Omega$, $V_O = 2V_{PP}$, $A_V = +2$) -62dBc

■ Settling time 68ns

■ Fully characterized for 3V, 5V, and ±5V

■ Overdrive recovery 100ns


■ Output short circuit protected (Note 11)

■ No output phase reversal with CMVR exceeded


Applications

- Active filters
- CD/DVD ROM
- ADC buffer amp
- Portable video
- Current sense buffer

Closed Loop Gain vs. Frequency for Various Gain



Large Signal Frequency Response



Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

ESD Tolerance 2KV (Note 2) 200V (Note 9)

V_{IN} Differential ±2.5V

Output Short Circuit Duration (Note 3), (Note 11)

Supply Voltage (V⁺ - V⁻) 13.5V Voltage at Input/Output pins V^+ +0.8V, V^- -0.8V

Input Current $\pm 10 \text{mA}$ Storage Temperature Range -65°C to $+150^{\circ}\text{C}$

Junction Temperature (Note 4)
Soldering Information

Infrared or Convection Reflow(20 sec) 235°C Wave Soldering Lead Temp.(10 sec) 260°C

Operating Ratings (Note 1)

Supply Voltage (V⁺ - V⁻) 3V to 12.8V Junction Temperature Range (Note 4) -40° C to $+85^{\circ}$ C

Package Thermal Resistance (Note 4) (θ_{JA})

SOT23-5 265°C/W SOIC-8 190°C/W MSOP-8 235°C/W SOIC-14 145°C/W TSSOP-14 155°C/W

3V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

+150°C

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
BW	-3dB BW	$A_V = +1, V_{OUT} = 200 \text{mV}_{PP}$	80	115	,	
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		MHz
BW _{0.1dB}	0.1dB Gain Flatness	$A_V = +2$, $R_L = 150\Omega$ to V+/2, $R_L = 402\Omega$, $V_{OUT} = 200 \text{mV}_{PP}$		19		MHz
PBW	Full Power Bandwidth	$A_V = +1, -1dB, V_{OUT} = 1V_{PP}$		40		MHz
e _n	Input-Referred Voltage Noise	f = 100kHz		17		->// /II-
		f = 1kHz		48		nV/√Hz
i _n	Input-Referred Current Noise	f = 100kHz		0.90		A / /:-
		f = 1kHz		3.3		pA/ √Hz
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = -1,$ $R_L = 100\Omega$ to V ⁺ /2		-48		dBc
DG	Differential Gain	$V_{CM} = 1V$, NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.17		%
		$R_L = 1k\Omega$ to V+/2		0.03		
DP	Differential Phase	$V_{CM} = 1V$, NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.05		deg
		$R_L = 1k\Omega$ to $V^+/2$		0.03		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$, $A_V = +2$		47		dB
T _S	Settling Time	$V_{O} = 2V_{PP}, \pm 0.1\%, 8pF Load,$ $V_{S} = 5V$		68		ns
SR	Slew Rate (Note 8)	$A_{V} = -1, V_{I} = 2V_{PP}$	90	120		V/µs
V _{os}	Input Offset Voltage			±1	±5 ±7	mV
TC V _{os}	Input Offset Average Drift	(Note 12)		±5		μV/°C
I _B	Input Bias Current	(Note 7)		-1.50	-2.60 -3.25	μΑ
I _{os}	Input Offset Current			20	800 1000	nA
R _{IN}	Common Mode Input Resistance			3		МΩ
C _{IN}	Common Mode Input Capacitance			2		pF

3V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 3V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
CMVR	Input Common-Mode Voltage	CMRR ≥ 50dB		-0.5	-0.2	
	Range				-0.1	V
			1.8	2.0		V
			1.6			
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from 0V to 1.5V	72	95		dB
A _{VOL}	Large Signal Voltage Gain	$V_{O} = 0.5V \text{ to } 2.5V$	80	96		
		$R_L = 2k\Omega$ to V ⁺ /2	75			dB
		V _O = 0.5V to 2.5V	74	82		
		$R_L = 150\Omega$ to V ⁺ /2	70			
Vo	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = 200$ mV	2.90	2.98		V
	High	$R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = 200$ mV	2.80	2.93		
	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = -200$ mV		25	75	\/
	Low	$R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = -200$ mV		75	150	mV
I _{sc}	Output Short Circuit Current	Sourcing to V+/2	50	95		
		V _{ID} = 200mV (Note 10)	35			mA
		Sinking to V+/2	55	110		MA
		$V_{ID} = -200 \text{mV} \text{ (Note 10)}$	40			
I _{OUT}	Output Current	V _{OUT} = 0.5V from either supply		±65		mA
+PSRR	Positive Power Supply	$V^{+} = 3.0V \text{ to } 3.5V, V_{CM} = 1.5V$	75	85		dB
	Rejection Ratio					
Is	Supply Current (per channel)	No Load		2.70	4.00	mA
					4.50	шл

5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
BW	-3dB BW	$A_V = +1$, $V_{OUT} = 200 \text{mV}_{PP}$	90	120		MHz
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		IVITZ
BW _{0.1dB}	0.1dB Gain Flatness	$A_V = +2$, $R_L = 150\Omega$ to V+/2,		15		MHz
		$R_f = 402\Omega$, $V_{OUT} = 200 \text{mV}_{PP}$		15		IVITIZ
PBW	Full Power Bandwidth	$A_V = +1, -1dB, V_{OUT} = 2V_{PP}$		22		MHz
e _n	Input-Referred Voltage Noise	f = 100kHz		17		nV/ √Hz
		f = 1kHz		48		nv/ /Hz
i _n	Input-Referred Current Noise	f = 100kHz		0.90		pA/ √Hz
		f = 1kHz		3.3		
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$		-60		dBc
DG	Differential Gain	NTSC, $A_V = +2$		0.16		
		$R_L = 150\Omega$ to $V^+/2$		0.10		%
		$R_L = 1k\Omega$ to $V^+/2$		0.05		
DP	Differential Phase	NTSC, A _V = +2		0.05		
		$R_L = 150\Omega$ to V ⁺ /2		0.03		deg
		$R_L = 1k\Omega$ to $V^+/2$		0.01		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver:		47		dB
		$R_f = R_g = 510\Omega, A_V = +2$		41		ub
T _S	Settling Time	$V_{O} = 2V_{PP}, \pm 0.1\%, 8pF Load$		68		ns

5V Electrical Characteristics (Continued)

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = 0V$, $V_{CM} = V_O = V^+/2$, and $R_L = 2k\Omega$ to $V^+/2$. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
			(Note 6)	(Note 5)	(Note 6)	
SR	Slew Rate (Note 8)	$A_V = -1$, $V_I = 2V_{PP}$	95	125		V/µs
V _{OS}	Input Offset Voltage			±1	±5 ±7	mV
TC V _{os}	Input Offset Average Drift	(Note 12)		±5		μV/°C
I _B	Input Bias Current	(Note 7)		-1.70	-2.60 -3.25	μA
I _{OS}	Input Offset Current			20	800 1000	nA
R _{IN}	Common Mode Input Resistance			3		MΩ
C _{IN}	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		-0.5	-0.2 -0.1	V
			3.8 3.6	4.0		
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from 0V to 3.5V	72	95		dB
A _{VOL}	Large Signal Voltage Gain	$V_O = 0.5V$ to 4.50V $R_L = 2k\Omega$ to V ⁺ /2	86 82	98		-ID
		$V_{O} = 0.5V \text{ to } 4.25V$ $R_{L} = 150\Omega \text{ to } V^{+}/2$	76 72	82		dB
Vo	Output Swing	$R_L = 2k\Omega$ to V+/2, $V_{ID} = 200$ mV	4.90	4.98		V
	High	$R_L = 150\Omega \text{ to V}^+/2, V_{ID} = 200\text{mV}$	4.65	4.90		V
	Output Swing	$R_L = 2k\Omega$ to V ⁺ /2, $V_{ID} = -200$ mV		25	100	m\/
	Low	$R_L = 150\Omega$ to V ⁺ /2, $V_{ID} = -200$ mV		100	150	mV
I _{sc}	Output Short Circuit Current	Sourcing to V ⁺ /2 V _{ID} = 200mV (Note 10)	55 40	115		- mA
		Sinking to V ⁺ /2 V _{ID} = -200mV (Note 10)	70 55	140		
I _{OUT}	Output Current	V _O = 0.5V from either supply		±70		mA
+PSRR	Positive Power Supply Rejection Ratio	V ⁺ = 4.0V to 6V	79	90		dB
I _S	Supply Current (per channel)	No Load		2.70	4.25 5.00	mA

±5V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = -5V$, $V_{CM} = V_O = 0V$ and $R_L = 2k\Omega$ to ground. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
			(Note 6)	(Note 5)	(Note 6)	
BW	-3dB BW	$A_V = +1$, $V_{OUT} = 200 \text{mV}_{PP}$	95	130		MHz
		$A_V = +2, -1, V_{OUT} = 200 \text{mV}_{PP}$		46		IVIITZ
BW _{0.1dB}	0.1dB Gain Flatness	$A_V = +2$, $R_L = 150\Omega$ to V+/2,		40		MHz
		$R_f = 806\Omega$, $V_{OUT} = 200 \text{mV}_{PP}$		12		IVITZ
PBW	Full Power Bandwidth	$A_V = +1$, $-1dB$, $V_{OUT} = 2V_{PP}$		24		MHz
e _n	Input-Referred Voltage Noise	f = 100kHz		17		nV/ √Hz
		f = 1kHz		48		1117/ 1172

 $\pm 5V$ Electrical Characteristics (Continued) Unless otherwise specified, all limits guaranteed for at $T_J = 25^{\circ}C$, $V^+ = 5V$, $V^- = -5V$, $V_{CM} = V_O = 0V$ and $R_L = 2k\Omega$ to ground. Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Min (Note 6)	Typ (Note 5)	Max (Note 6)	Units
i _n	Input-Referred Current Noise	f = 100kHz		0.90		pA/√Hz
		f = 1kHz		3.3		PAV V ПZ
THD	Total Harmonic Distortion	$f = 5MHz, V_O = 2V_{PP}, A_V = +2$		-62		dBc
DG	Differential Gain	NTSC, $A_V = +2$ $R_L = 150\Omega$ to V ⁺ /2		0.15		%
		$R_L = 1k\Omega$ to V ⁺ /2		0.01		
DP	Differential Phase	NTSC, $A_V = +2$ $R_L = 150\Omega$ to $V^+/2$		0.04		deg
		$R_L = 1k\Omega$ to V ⁺ /2		0.01		
CT Rej.	Cross-Talk Rejection	f = 5MHz, Receiver: $R_f = R_g = 510\Omega$, $A_V = +2$		47		dB
T _S	Settling Time	$V_{O} = 2V_{PP}$, ±0.1%, 8pF Load, $V_{S} = 5V$		68		ns
SR	Slew Rate (Note 8)	$A_V = -1$, $V_I = 2V_{PP}$	100	135		V/µs
V _{os}	Input Offset Voltage			±1	±5 ±7	mV
TC V _{os}	Input Offset Average Drift	(Note 12)		±5		μV/°C
I _B	Input Bias Current	(Note 7)		-1.60	-2.60 -3.25	μΑ
l _{os}	Input Offset Current			20	800 1000	nA
R _{IN}	Common Mode Input Resistance			3		МΩ
C _{IN}	Common Mode Input Capacitance			2		pF
CMVR	Input Common-Mode Voltage Range	CMRR ≥ 50dB		-5.5	−5.2 −5.1	V
			3.8 3.6	4.0		- V
CMRR	Common Mode Rejection Ratio	V _{CM} Stepped from –5V to 3.5V	74	95		dB
A _{VOL}	Large Signal Voltage Gain	$V_O = -4.5V$ to 4.5V, $R_L = 2k\Omega$	88 84	96		I.D.
		$V_{O} = -4.0V \text{ to } 4.0V,$ $R_{L} = 150\Omega$	78 74	82		dB
Vo	Output Swing	$R_L = 2k\Omega$, $V_{ID} = 200mV$	4.90	4.96		.,
	High	$R_{L} = 150\Omega, V_{ID} = 200 \text{mV}$	4.65	4.80		V
	Output Swing	$R_L = 2k\Omega$, $V_{ID} = -200$ mV		-4.96	-4.90	.,
	Low	$R_L = 150\Omega, V_{ID} = -200 \text{mV}$		-4.80	-4.65	V
I _{sc}	Output Short Circuit Current	Sourcing to Ground V _{ID} = 200mV (Note 10)	60 35	115		A
		Sinking to Ground V _{ID} = -200mV (Note 10)	85 65	145		mA.
I _{OUT}	Output Current	$V_O = 0.5V$ from either supply	±75			mA
PSRR	Power Supply Rejection Ratio	$(V^+, V^-) = (4.5V, -4.5V)$ to $(5.5V, -5.5V)$	78	90		dB
I _s	Supply Current (per channel)	No Load		2.70	4.50 5.50	mA

±5V Electrical Characteristics (Continued)

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics.

Note 2: Human body model, $1.5k\Omega$ in series with 100pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short circuit operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature of 150°C.

Note 4: The maximum power dissipation is a function of $T_{J(MAX)}$, θ_{JA} , and T_A . The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$. All numbers apply for packages soldered directly onto a PC board.

Note 5: Typical values represent the most likely parametric norm.

Note 6: All limits are guaranteed by testing or statistical analysis.

Note 7: Positive current corresponds to current flowing into the device.

Note 8: Slew rate is the average of the rising and falling slew rates.


Note 9: Machine Model, 0Ω in series with 200pF.


Note 10: Short circuit test is a momentary test. See Note 11.


Note 11: Output short circuit duration is infinite for V_S < 6V at room temperature and below. For V_S > 6V, allowable short circuit duration is 1.5ms.

Note 12: Offset voltage average drift determined by dividing the change in VOS at temperature extremes by the total temperature change.


Connection Diagrams









SOIC-14 and TSSOP-14 (LMH6644)




Closed Loop Frequency Response for Various Supplies




Closed Loop Gain vs. Frequency for Various Gain




Closed Loop Gain vs. Frequency for Various Supplies




Closed Loop Gain vs. Frequency for Various Gain



Closed Loop Frequency Response for Various Temperature




Closed Loop Frequency Response for Various Temperature



Typical Performance Characteristics At $T_J = 25^{\circ}C$, $V^+ = +5$, $V^- = -5V$, $R_F = R_L = 2k\Omega$. Unless


otherwise specified. (Continued)


Large Signal Frequency Response




20018547

Closed Loop Frequency Response for Various Supplies






Closed Loop Small Signal Frequency Response for **Various Supplies**




20018546

±0.1dB Gain Flatness for Various Supplies




20018545

$V_{\rm OUT}$ ($V_{\rm PP}$) for THD < 0.5%




Typical Performance Characteristics At $T_J = 25^{\circ}C$, $V^+ = +5$, $V^- = -5V$, $R_F = R_L = 2k\Omega$. Unless

otherwise specified. (Continued)




Open Loop Gain/Phase for Various Temperature




20018532

Open Loop Gain/Phase for Various Temperature




HD2 (dBc) vs. Output Swing




20018514

HD3 (dBc) vs. Output Swing





HD2 vs. Output Swing




Typical Performance Characteristics At $T_J = 25^{\circ}C$, $V^+ = +5$, $V^- = -5V$, $R_F = R_L = 2k\Omega$. Unless

otherwise specified. (Continued)









20018506

Settling Time vs. Input Step Amplitude (Output Slew and Settle Time)




Input Noise vs. Frequency




20018512


V_{OUT} from V+ vs. I_{SOURCE}




V_{OUT} from V^- vs. I_{SINK}




20018519






20018516


Swing vs. V_s



Output Sinking Saturation Voltage vs. I_{OUT}




 V_{OUT} from V^- vs. I_{SINK}




20018517


Short Circuit Current (to V_S/2) vs. V_S




Output Sourcing Saturation Voltage vs. I_{OUT}




Closed Loop Output Impedance vs. Frequency $A_V = +1$




CMRR vs. Frequency




V_{OS} vs. V_{OUT} (Typical Unit)




PSRR vs. Frequency



Crosstalk Rejection vs. Frequency (Output to Output)




Vos vs. V_{CM} (Typical Unit)




20018527

V_{OS} vs. V_{S} (for 3 Representative Units)




V_{OS} vs. V_S (for 3 Representative Units)




20018523


Vos vs. Vs (for 3 Representative Units)




I_B vs. V_S -1000 -1100 -1200 -40°C -1300 -1400 25°C -1500 -1600 85°C -1700 -1800 -1900 10 12 $V_{S}(V)$

20018524







20018528




Small Signal Step Response




Large Signal Step Response




Large Signal Step Response



Small Signal Step Response




Small Signal Step Response




20018536


Small Signal Step Response



Large Signal Step Response




Large Signal Step Response




20018560

Small Signal Step Response



Large Signal Step Response



Application Notes

Circuit Description:

The LMH664X family is based on National Semiconductor's proprietary VIP10 dielectrically isolated bipolar process.

This device family architecture features the following:

- Complimentary bipolar devices with exceptionally high f_t
 (~8GHz) even under low supply voltage (2.7V) and low
 bias current.
- A class A-B "turn-around" stage with improved noise, offset, and reduced power dissipation compared to similar speed devices (patent pending).
- Common Emitter push-push output stage capable of 75mA output current (at 0.5V from the supply rails) while consuming only 2.7mA of total supply current per channel. This architecture allows output to reach within milli-volts of either supply rail.
- Consistent performance from any supply voltage (3V-10V) with little variation with supply voltage for the most important specifications (e.g. BW, SR, I_{OUT}, etc.)
- Significant power saving (~40%) compared to competitive devices on the market with similar performance.

Application Hints:

This Op Amp family is a drop-in replacement for the AD805X family of high speed Op Amps in most applications. In addition, the LMH664X will typically save about 40% on power dissipation, due to lower supply current, when compared to competition. All AD805X family's guaranteed parameters are included in the list of LMH664X guaranteed specifications in order to ensure equal or better level of performance. However, as in most high performance parts, due to subtleties of applications, it is strongly recommended that the performance of the part to be evaluated is tested under actual operating conditions to ensure full compliance to all specifications.

With 3V supplies and a common mode input voltage range that extends 0.5V below V⁻, the LMH664X find applications in low voltage/low power applications. Even with 3V supplies, the –3dB BW (@ $A_V = +1$) is typically 115MHz with a tested limit of 80MHz. Production testing guarantees that process variations with not compromise speed. High frequency response is exceptionally stable confining the typical -3dB BW over the industrial temperature range to $\pm 2.5\%$.

As can be seen from the typical performance plots, the LMH664X output current capability (~75mA) is enhanced compared to AD805X. This enhancement, increases the output load range, adding to the LMH664X's versatility.

Because of the LMH664X's high output current capability attention should be given to device junction temperature in order not to exceed the Absolute Maximum Rating.

This device family was designed to avoid output phase reversal. With input overdrive, the output is kept near supply rail (or as closed to it as mandated by the closed loop gain setting and the input voltage). See *Figure 1*:




FIGURE 1. Input and Output Shown with CMVR Exceeded

However, if the input voltage range of -0.5V to 1V from V^+ is exceeded by more than a diode drop, the internal ESD protection diodes will start to conduct. The current in the diodes should be kept at or below 10mA.

Output overdrive recovery time is less than 100ns as can be seen from *Figure 2* plot:




FIGURE 2. Overload Recovery Waveform

Application Notes (Continued)

Single Supply, Low Power Photodiode Amplifier:

The circuit shown in *Figure 3* is used to amplify the current from a photo-diode into a voltage output. In this circuit, the emphasis is on achieving high bandwidth and the transimpedance gain setting is kept relatively low. Because of its high slew rate limit and high speed, the LMH664X family lends itself well to such an application.

This circuit achieves approximately 1V/mA of transimpedance gain and capable of handling up to 1mA_{pp} from the photodiode. Q1, in a common base configuration, isolates the high capacitance of the photodiode ($C_{\rm d}$) from the Op Amp input in order to maximize speed. Input is AC coupled through C1 to ease biasing and allow single supply operation. With 5V single supply, the device input/output is shifted to near half supply using a voltage divider from $V_{\rm CC}$. Note that Q1 collector does not have any voltage swing and the Miller effect is minimized. D1, tied to Q1 base, is for temperature compensation of Q1's bias point. Q1 collector current was set to be large enough to handle the peak-to-peak photodiode excitation and not too large to shift the U1 output too far from mid-supply.

No matter how low an R_t is selected, there is a need for C_t in order to stabilize the circuit. The reason for this is that the Op

Amp input capacitance and Q1 equivalent collector capacitance together (C_{IN}) will cause additional phase shift to the signal fed back to the inverting node. C_{f} will function as a zero in the feedback path counter-acting the effect of the C_{IN} and acting to stabilized the circuit. By proper selection of C_{f} such that the Op Amp open loop gain is equal to the inverse of the feedback factor at that frequency, the response is optimized with a theoretical 45° phase margin.

$$C_F = \sim SQRT[(C_{IN})/(2\pi \cdot GBWP \cdot R_F)]$$
 (1)

where GBWP is the Gain Bandwidth Product of the Op Amp Optimized as such, the I-V converter will have a theoretical pole, $\rm f_{\rm p}$, at:

$$f_P = SQRT[GBWP/(2\pi R_F \cdot C_{IN})]$$
(2)

With Op Amp input capacitance of 3pF and an estimate for Q1 output capacitance of about 3pF as well, C_{IN} = 6pF. From the typical performance plots, LMH6642/6643 family GBWP is approximately 57MHz. Therefore, with R_{f} = 1k, from Equation 1 and 2 above.

$$C_f = \sim 4.1 pF$$
, and $f_p = 39 MHz$




FIGURE 3. Single Supply Photodiode I-V Converter

Application Notes (Continued)

For this example, optimum C_f was empirically determined to be around 5pF. This time domain response is shown in *Figure 4* below showing about 9ns rise/fall times, corresponding to about 39MHz for f_p . The overall supply current from the +5V supply is around 5mA with no load.




FIGURE 4. Converter Step Response (1VPP, 20 ns/DIV)

Printed Circuit Board Layout and Component Values Sections:

Generally, a good high frequency layout will keep power supply and ground traces away from the inverting input and output pins. Parasitic capacitances on these nodes to ground will cause frequency response peaking and possible circuit oscillations (see Application Note OA-15 for more information). National Semiconductor suggests the following evaluation boards as a guide for high frequency layout and as an aid in device testing and characterization:

Device	Package	Evaluation
		Board PN
LMH6642MF	SOT23-5	CLC730068
LMH6642MA	8-Pin SOIC	CLC730027
LMH6643MA	8-Pin SOIC	CLC730036
LMH6643MM	8-Pin MSOP	CLC730123
LMH6644MA	14-Pin SOIC	CLC730031


These free evaluation boards are shipped when a device sample request is placed with National Semiconductor.

Another important parameter in working with high speed/high performance amplifiers, is the component values selection. Choosing external resistors that are large in value will effect the closed loop behavior of the stage because of the interaction of these resistors with parasitic capacitances. These capacitors could be inherent to the device or a by-product of the board layout and component placement. Either way, keeping the resistor values lower, will diminish this interaction to a large extent. On the other hand, choosing very low value resistors could load down nodes and will contribute to higher overall power dissipation.

Ordering Information

Package	Part Number	Package Marking	Transport Media	NSC Drawing	
5-Pin SOT-23	LMH6642MF	A64A	1k Units Tape and Reel	MF05A	
	LMH6642MFX		3k Units Tape and Reel		
SOIC-8	LMH6642MA	LMH6642MA	Rails	A80M	
	LMH6642MAX		2.5k Units Tape and Reel		
	LMH6643MA	LMH6643MA	Rails		
	LMH6643MAX		2.5k Units Tape and Reel		
MSOP-8	LMH6643MM	A65A	1k Units Tape and Reel	MUA08A	
	LMH6643MMX		3.5k Units Tape and Reel		
SOIC-14	LMH6644MA	LMH6644MA	Rails	M14A	
	LNH6644MAX		2.5k Units Tape and Reel		
TSSOP-14	LMH6644MT	LMH6644MT	Rails	MTC14	
	LMH6644MTX		2.5k Units Tape and Reel		


Physical Dimensions inches (millimeters) unless otherwise noted




MF05A (Rev A)

5-Pin SOT23 NS Package Number MF05A

Physical Dimensions inches (millimeters) unless otherwise noted







8-Pin SOIC
NS Package Number M08A


Physical Dimensions inches (millimeters) unless otherwise noted 0.118±0.004 — [3±0.1] — С (0.189) [4.8] 0.118±0.004 0.193±0.004 [4.9±0.1] [3±0.1] (0.040) [1.02] TYP PIN 1 IDENT NOTE 2 (0.016) [0.41] (0.0256) _{TYP} LAND PATTERN RECOMMENDATION (0.0256) [0.65] 0.005 [0.13] TYP GAGE PLANE 0.043 [1.09] MAX √R 0.005 [0.13] TYP (0.010) [0.25] 0.002[0.05] A 0.012^{+0.004}_{-0.002} TYP 0.021 ± 0.005 00-60 [0.53±0.12] 0.002-0.006 [0.06-0.15] TYP (0.034)_ 0.0375 [0.953] SEATING PLANE [0.86] ⊕ 0.002 [0.05] BS CS 0.007±0.002 [0.18±0.05] TYP MUAO8A (REV B)

8-Pin MSOP
NS Package Number MUA08A


Physical Dimensions inches (millimeters) unless otherwise noted







14-Pin SOIC NS Package Number M14A



14-Pin TSSOP **NS Package Number MTC14**

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 Email: ap.support@nsc.com

National Semiconductor

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.