### **Features**

- High-performance, Low-power AVR® 8-bit Microcontroller
- Advanced RISC Architecture
  - 130 Powerful Instructions Most Single-clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 16 MIPS Throughput at 16 MHz
  - On-chip 2-cycle Multiplier
- Nonvolatile Program and Data Memories
  - 8K Bytes of In-System Self-Programmable Flash

Endurance: 10,000 Write/Erase Cycles

 Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program

**True Read-While-Write Operation** 

- 512 Bytes EEPROM

Endurance: 100,000 Write/Erase Cycles

- 1K Byte Internal SRAM
- Programming Lock for Software Security
- · Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescaler, one Compare Mode
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Three PWM Channels
  - 8-channel ADC in TQFP and MLF package

Six Channels 10-bit Accuracy

**Two Channels 8-bit Accuracy** 

- 6-channel ADC in PDIP package

Four Channels 10-bit Accuracy

**Two Channels 8-bit Accuracy** 

- Byte-oriented Two-wire Serial Interface
- Programmable Serial USART
- Master/Slave SPI Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
  - 23 Programmable I/O Lines
  - 28-lead PDIP, 32-lead TQFP, and 32-pad MLF
- Operating Voltages
  - 2.7 5.5V (ATmega8L)
  - 4.5 5.5V (ATmega8)
- Speed Grades
  - 0 8 MHz (ATmega8L)
  - 0 16 MHz (ATmega8)
- Power Consumption at 4 Mhz, 3V, 25°C

- Active: 3.6 mA

- Idle Mode: 1.0 mA

- Power-down Mode: 0.5 µA



8-bit **AVR**® with 8K Bytes In-System Programmable Flash

ATmega8L


Summary




Rev. 2486MS-AVR-12/03




### **Pin Configurations**



### **TQFP Top View**



### **MLF Top View**




### **Overview**

The ATmega8 is a low-power CMOS 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8 achieves throughputs approaching 1 MIPS per MHz, allowing the system designer to optimize power consumption versus processing speed.

### **Block Diagram**

Figure 1. Block Diagram





The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8 provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes of EEPROM, 1K byte of SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, a byte oriented Two-wire Serial Interface, a 6-channel ADC (eight channels in TQFP and MLF packages) where four (six) channels have 10-bit accuracy and two channels have 8-bit accuracy, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

The device is manufactured using Atmel's high density non-volatile memory technology. The Flash Program memory can be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash Section will continue to run while the Application Flash Section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8 is a powerful microcontroller that provides a highly-flexible and cost-effective solution to many embedded control applications.

The ATmega8 AVR is supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, In-Circuit Emulators, and evaluation kits.

### **Disclaimer**

Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized.

### **Pin Descriptions**

VCC Digital supply voltage.

**GND** Ground.

Port B (PB7..PB0) XTAL1/ XTAL2/TOSC1/TOSC2 Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7..6 is used as TOSC2..1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in "Alternate Functions of Port B" on page 56 and "System Clock and Clock Options" on page 23.

Port C (PC5..PC0)

Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated on page 59.

Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8 as listed on page 61.

RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 15 on page 36. Shorter pulses are not guaranteed to generate a reset.





AVCC is the supply voltage pin for the A/D Converter, Port C (3..0), and ADC (7..6). It

should be externally connected to  $V_{CC}$ , even if the ADC is not used. If the ADC is used, it should be connected to  $V_{CC}$  through a low-pass filter. Note that Port C (5..4) use digital

supply voltage, V<sub>CC</sub>.

AREF is the analog reference pin for the A/D Converter.

ADC7..6 (TQFP and MLF

Package Only)

In the TQFP and MLF package, ADC7..6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

## **Register Summary**

| Address                                   | Name          | Bit 7                       | Bit 6                      | Bit 5     | Bit 4                                  | Bit 3             | Bit 2      | Bit 1   | Bit 0  | Paga              |
|---|---------------|-----------------------------|----------------------------|-----------|--|-------------------|------------|---------|--------|-------------------|
|   |               |                             |                            |           |  |                   |            |         |        | Page              |
| 0x3F (0x5F)                               | SREG          | I                           | Т                          | Н         | S                                      | V                 | N          | Z       | С      | 9                 |
| 0x3E (0x5E)                               | SPH           | _                           | -                          | _         | -                                      | _                 | SP10       | SP9     | SP8    | 11                |
| 0x3D (0x5D)                               | SPL           | SP7                         | SP6                        | SP5       | SP4                                    | SP3               | SP2        | SP1     | SP0    | 11                |
| 0x3C (0x5C)                               | Reserved      |                             | 1                          | 1         |  | 1                 |            |         |        |                   |
| 0x3B (0x5B)                               | GICR          | INT1                        | INT0                       | -         | _                                      | -                 | _          | IVSEL   | IVCE   | 47, 65            |
| 0x3A (0x5A)                               | GIFR          | INTF1                       | INTF0                      | -         | _                                      | _                 | _          | -       | -      | 66                |
| 0x39 (0x59)                               | TIMSK         | OCIE2                       | TOIE2                      | TICIE1    | OCIE1A                                 | OCIE1B            | TOIE1      | _       | TOIE0  | 70, 100, 120      |
| 0x38 (0x58)                               | TIFR          | OCF2                        | TOV2                       | ICF1      | OCF1A                                  | OCF1B             | TOV1       | -       | TOV0   | 71, 101, 120      |
| 0x37 (0x57)                               | SPMCR         | SPMIE                       | RWWSB                      | _         | RWWSRE                                 | BLBSET            | PGWRT      | PGERS   | SPMEN  | 210               |
| 0x36 (0x56)                               | TWCR          | TWINT                       | TWEA                       | TWSTA     | TWSTO                                  | TWWC              | TWEN       | _       | TWIE   | 168               |
| 0x35 (0x55)                               | MCUCR         | SE                          | SM2                        | SM1       | SM0                                    | ISC11             | ISC10      | ISC01   | ISC00  | 31, 64            |
| 0x34 (0x54)                               | MCUCSR        | -                           | -                          | _         | _                                      | WDRF              | BORF       | EXTRF   | PORF   | 39                |
| 0x33 (0x53)                               | TCCR0         | _                           | _                          | _         | -                                      | -                 | CS02       | CS01    | CS00   | 70                |
| 0x32 (0x52)                               | TCNT0         |                             |                            |           |  | nter0 (8 Bits)    |            |         |        | 70                |
| 0x31 (0x51)                               | OSCCAL        |                             |                            |           |  | ibration Register |            |         |        | 29                |
| 0x30 (0x50)                               | SFIOR         | -                           | -                          | -         | -                                      | ACME              | PUD        | PSR2    | PSR10  | 56, 73, 121, 190  |
| 0x2F (0x4F)                               | TCCR1A        | COM1A1                      | COM1A0                     | COM1B1    | COM1B0                                 | FOC1A             | FOC1B      | WGM11   | WGM10  | 95                |
| 0x2E (0x4E)                               | TCCR1B        | ICNC1                       | ICES1                      |           | WGM13                                  | WGM12             | CS12       | CS11    | CS10   | 98                |
| 0x2D (0x4D)                               | TCNT1H        |                             |                            |           | er/Counter1 – Co                       |                   |            |         |        | 99                |
| 0x2C (0x4C)                               | TCNT1L        |                             |                            |           | er/Counter1 - Co                       |                   |            |         |        | 99                |
| 0x2B (0x4B)                               | OCR1AH        |                             |                            |           | unter1 – Output C                      |                   |            |         |        | 99                |
| 0x2A (0x4A)                               | OCR1AL        |                             |                            |           | unter1 – Output C<br>unter1 – Output C |                   | •          |         |        | 99                |
| 0x29 (0x49)                               | OCR1BH        |                             |                            |           |  |                   |            |         |        | 99                |
| 0x28 (0x48)                               | OCR1BL        |                             |                            |           | unter1 – Output (                      |                   | •          |         |        | 99                |
| 0x27 (0x47)                               | ICR1H         |                             |                            |           | Counter1 - Input                       |                   |            |         |        | 100               |
| 0x26 (0x46)                               | ICR1L         | F002                        | WCMOO                      |           | Counter1 – Input                       |                   | 1          | 0004    | 0000   | 100               |
| 0x25 (0x45)                               | TCCR2         | FOC2                        | WGM20                      | COM21     | COM20                                  | WGM21             | CS22       | CS21    | CS20   | 115               |
| 0x24 (0x44)<br>0x23 (0x43)                | TCNT2<br>OCR2 |                             |                            | Tir       | mer/Counter2 Out                       | nter2 (8 Bits)    | gistor     |         |        | 117<br>117        |
| 0x23 (0x43)<br>0x22 (0x42)                | ASSR          | _                           | _                          |           | Thei/Counter2 Out                      | AS2               | TCN2UB     | OCR2UB  | TCR2UB | 117               |
| 0x21 (0x41)                               | WDTCR         | _                           |                            |           | WDCE                                   | WDE               | WDP2       | WDP1    | WDP0   | 41                |
| 0.21 (0.41)                               | UBRRH         | URSEL                       | _                          | _         | - WBGE                                 | WDL               |            | R[11:8] | WDIO   | 155               |
| 0x20 <sup>(1)</sup> (0x40) <sup>(1)</sup> | UCSRC         | URSEL                       | UMSEL                      | UPM1      | UPM0                                   | USBS              | UCSZ1      | UCSZ0   | UCPOL  | 153               |
| 0x1F (0x3F)                               | EEARH         | -                           | -                          | -         | -                                      | -                 | -          | -       | EEAR8  | 18                |
| 0x1E (0x3E)                               | EEARL         | EEAR7                       | EEAR6                      | EEAR5     | EEAR4                                  | EEAR3             | EEAR2      | EEAR1   | EEAR0  | 18                |
| 0x1D (0x3D)                               | EEDR          |                             |                            |           |  | Data Register     |            |         |        | 18                |
| 0x1C (0x3C)                               | EECR          | _                           | _                          | _         | _                                      | EERIE             | EEMWE      | EEWE    | EERE   | 18                |
| 0x1B (0x3B)                               | Reserved      |                             | 1                          |           |  |                   |            | •       | 1      |                   |
| 0x1A (0x3A)                               | Reserved      |                             |                            |           |  |                   |            |         |        |                   |
| 0x19 (0x39)                               | Reserved      |                             |                            |           |  |                   |            |         |        |                   |
| 0x18 (0x38)                               | PORTB         | PORTB7                      | PORTB6                     | PORTB5    | PORTB4                                 | PORTB3            | PORTB2     | PORTB1  | PORTB0 | 63                |
| 0x17 (0x37)                               | DDRB          | DDB7                        | DDB6                       | DDB5      | DDB4                                   | DDB3              | DDB2       | DDB1    | DDB0   | 63                |
| 0x16 (0x36)                               | PINB          | PINB7                       | PINB6                      | PINB5     | PINB4                                  | PINB3             | PINB2      | PINB1   | PINB0  | 63                |
| 0x15 (0x35)                               | PORTC         | _                           | PORTC6                     | PORTC5    | PORTC4                                 | PORTC3            | PORTC2     | PORTC1  | PORTC0 | 63                |
| 0x14 (0x34)                               | DDRC          | _                           | DDC6                       | DDC5      | DDC4                                   | DDC3              | DDC2       | DDC1    | DDC0   | 63                |
| 0x13 (0x33)                               | PINC          | =                           | PINC6                      | PINC5     | PINC4                                  | PINC3             | PINC2      | PINC1   | PINC0  | 63                |
| 0x12 (0x32)                               | PORTD         | PORTD7                      | PORTD6                     | PORTD5    | PORTD4                                 | PORTD3            | PORTD2     | PORTD1  | PORTD0 | 63                |
| 0x11 (0x31)                               | DDRD          | DDD7                        | DDD6                       | DDD5      | DDD4                                   | DDD3              | DDD2       | DDD1    | DDD0   | 63                |
| 0x10 (0x30)                               | PIND          | PIND7                       | PIND6                      | PIND5     | PIND4                                  | PIND3             | PIND2      | PIND1   | PIND0  | 63                |
| 0x0F (0x2F)                               | SPDR          |                             |                            | 1         | SPI Da                                 | ta Register       |            |         |        | 128               |
| 0x0E (0x2E)                               | SPSR          | SPIF                        | WCOL                       | _         | -                                      | -                 | -          | -       | SPI2X  | 128               |
| 0x0D (0x2D)                               | SPCR          | SPIE                        | SPE                        | DORD      | MSTR                                   | CPOL              | CPHA       | SPR1    | SPR0   | 126               |
| 0x0C (0x2C)                               | UDR           |                             |                            | i .       | 1                                      | Data Register     |            | +       | 1      | 150               |
| 0x0B (0x2B)                               | UCSRA         | RXC                         | TXC                        | UDRE      | FE                                     | DOR               | PE         | U2X     | MPCM   | 151               |
| 0x0A (0x2A)                               | UCSRB         | RXCIE                       | TXCIE                      | UDRIE     | RXEN                                   | TXEN              | UCSZ2      | RXB8    | TXB8   | 152               |
| 0x09 (0x29)                               | UBRRL         |                             | T                          |           | USART Baud Ra                          |                   | i          | T .     |        | 155               |
| 0x08 (0x28)                               | ACSR          | ACD                         | ACBG                       | ACO       | ACI                                    | ACIE              | ACIC       | ACIS1   | ACIS0  | 191               |
| 0x07 (0x27)                               | ADMUX         | REFS1                       | REFS0                      | ADLAR     | -                                      | MUX3              | MUX2       | MUX1    | MUX0   | 202               |
| 0x06 (0x26)                               | ADCSRA        | ADEN                        | ADSC                       | ADFR      | ADIF                                   | ADIE              | ADPS2      | ADPS1   | ADPS0  | 204               |
|   | ADCH          | ADC Data Register High byte |                            |           |  |                   |            |         |        | 205               |
| 0x05 (0x25)                               |               |                             | ADC Data Register Low byte |           |  |                   |            |         |        |                   |
| 0x04 (0x24)                               | ADCL          |                             |                            |           |  | •                 |            |         |        | 205               |
|   |               | TWA6                        | TWA5                       | T<br>TWA4 | ADC Data Rewo-wire Serial Int          | •                 | ister TWA1 | TWA0    | TWGCE  | 205<br>170<br>170 |





### **Register Summary (Continued)**

| Address     | Name | Bit 7 | Bit 6                                       | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Page |
|-------------|------|-------|---|-------|-------|-------|-------|-------|-------|------|
| 0x01 (0x21) | TWSR | TWS7  | TWS6  | TWS5  | TWS4  | TWS3  | -     | TWPS1 | TWPS0 | 170  |
| 0x00 (0x20) | TWBR |       | Two-wire Serial Interface Bit Rate Register |       |       |       |       | 168   |       |      |

Notes:

- 1. Refer to the USART description for details on how to access UBRRH and UCSRC.
- 2. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.
- 3. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

## **Instruction Set Summary**

| Mnemonics        | Operands          | Description                                       | Operation  | Flags        | #Clocks |
|------------------|-------------------|---|--|--------------|---------|
| ARITHMETIC AND L | OGIC INSTRUCTIONS |   |  |              |         |
| ADD              | Rd, Rr            | Add two Registers                                 | $Rd \leftarrow Rd + Rr$  | Z,C,N,V,H    | 1       |
| ADC              | Rd, Rr            | Add with Carry two Registers                      | $Rd \leftarrow Rd + Rr + C$  | Z,C,N,V,H    | 1       |
| ADIW             | Rdl,K             | Add Immediate to Word                             | Rdh:Rdl ← Rdh:Rdl + K  | Z,C,N,V,S    | 2       |
| SUB              | Rd, Rr            | Subtract two Registers                            | $Rd \leftarrow Rd - Rr$  | Z,C,N,V,H    | 1       |
| SUBI             | Rd, K             | Subtract Constant from Register                   | $Rd \leftarrow Rd - K$   | Z,C,N,V,H    | 1       |
| SBC              | Rd, Rr            | Subtract with Carry two Registers                 | $Rd \leftarrow Rd - Rr - C$  | Z,C,N,V,H    | 1       |
| SBCI             | Rd, K             | Subtract with Carry Constant from Reg.            | $Rd \leftarrow Rd - K - C$   | Z,C,N,V,H    | 1       |
| SBIW             | Rdl,K             | Subtract Immediate from Word                      | Rdh:Rdl ← Rdh:Rdl - K  | Z,C,N,V,S    | 2       |
| AND              | Rd, Rr            | Logical AND Registers                             | $Rd \leftarrow Rd \bullet Rr$  | Z,N,V        | 1       |
| ANDI             | Rd, K             | Logical AND Register and Constant                 | $Rd \leftarrow Rd \bullet K$   | Z,N,V        | 1       |
| OR               | Rd, Rr            | Logical OR Registers                              | $Rd \leftarrow Rd v Rr$  | Z,N,V        | 1       |
| ORI              | Rd, K             | Logical OR Register and Constant                  | $Rd \leftarrow Rd v K$   | Z,N,V        | 1       |
| EOR              | Rd, Rr            | Exclusive OR Registers                            | $Rd \leftarrow Rd \oplus Rr$   | Z,N,V        | 1       |
| COM              | Rd                | One's Complement                                  | $Rd \leftarrow 0xFF - Rd$  | Z,C,N,V      | 1       |
| NEG              | Rd                | Two's Complement                                  | Rd ← 0x00 – Rd   | Z,C,N,V,H    | 1       |
| SBR              | Rd,K              | Set Bit(s) in Register                            | $Rd \leftarrow Rd v K$   | Z,N,V        | 1       |
| CBR              | Rd,K              | Clear Bit(s) in Register                          | $Rd \leftarrow Rd \bullet (0xFF - K)$  | Z,N,V        | 1       |
| INC              | Rd                | Increment   | Rd ← Rd + 1  | Z,N,V        | 1       |
| DEC              | Rd                | Decrement   | Rd ← Rd – 1  | Z,N,V        | 1       |
| TST              | Rd                | Test for Zero or Minus                            | Rd ← Rd • Rd   | Z,N,V        | 1       |
| CLR              | Rd                | Clear Register                                    | $Rd \leftarrow Rd \oplus Rd$   | Z,N,V        | 1       |
| SER              | Rd                | Set Register                                      | Rd ← 0xFF  | None         | 1       |
| MUL              | Rd, Rr            | Multiply Unsigned                                 | R1:R0 ← Rd x Rr  | Z,C          | 2       |
| MULS             | Rd, Rr            | Multiply Signed                                   | R1:R0 ← Rd x Rr  | Z,C          | 2       |
| MULSU            | Rd, Rr            | Multiply Signed with Unsigned                     | $R1:R0 \leftarrow Rd \times Rr$  | Z,C          | 2       |
| FMUL             | Rd, Rr            | Fractional Multiply Unsigned                      | $R1:R0 \leftarrow (Rd \times Rr) << 1$   | Z,C          | 2       |
| FMULS            | Rd, Rr            | Fractional Multiply Signed                        | $R1:R0 \leftarrow (Rd \times Rr) << 1$   | Z,C          | 2       |
| FMULSU           | Rd, Rr            | Fractional Multiply Signed with Unsigned          | $R1:R0 \leftarrow (Rd \times Rr) << 1$   | Z,C          | 2       |
| BRANCH INSTRUCT  |                   |   | T  | 1            |         |
| RJMP             | k                 | Relative Jump                                     | PC ← PC + k + 1  | None         | 2       |
| IJMP             |                   | Indirect Jump to (Z)                              | PC ← Z   | None         | 2       |
| RCALL            | k                 | Relative Subroutine Call                          | PC ← PC + k + 1  | None         | 3       |
| ICALL            |                   | Indirect Call to (Z)                              | PC ← Z   | None         | 3       |
| RET              |                   | Subroutine Return                                 | PC ← STACK   | None         | 4       |
| RETI             |                   | Interrupt Return                                  | PC ← STACK   | 1            | 4       |
| CPSE             | Rd,Rr             | Compare, Skip if Equal                            | if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$  | None         | 1/2/3   |
| CP               | Rd,Rr             | Compare   | Rd – Rr  | Z, N,V,C,H   | 1       |
| CPC              | Rd,Rr             | Compare with Carry                                | Rd – Rr – C  | Z, N,V,C,H   | 1       |
| CPI              | Rd,K              | Compare Register with Immediate                   | Rd – K   | Z, N,V,C,H   | 1       |
| SBRC             | Rr, b             | Skip if Bit in Register Cleared                   | if (Rr(b)=0) PC ← PC + 2 or 3  | None         | 1/2/3   |
| SBRS             | Rr, b             | Skip if Bit in Register is Set                    | if (Rr(b)=1) PC ← PC + 2 or 3  | None         | 1/2/3   |
| SBIC             | P, b              | Skip if Bit in I/O Register Cleared               | if (P(b)=0) PC ← PC + 2 or 3   | None         | 1/2/3   |
| SBIS             | P, b              | Skip if Bit in I/O Register is Set                | if (P(b)=1) PC ← PC + 2 or 3   | None         | 1/2/3   |
| BRBS             | s, k              | Branch if Status Flag Set                         | if (SREG(s) = 1) then PC←PC+k + 1  | None         | 1/2     |
| BRBC             | s, k              | Branch if Status Flag Cleared                     | if (SREG(s) = 0) then PC←PC+k + 1  | None         | 1/2     |
| BREQ<br>BRNE     | k<br>k            | Branch if Equal                                   | if $(Z = 1)$ then PC $\leftarrow$ PC + k + 1<br>if $(Z = 0)$ then PC $\leftarrow$ PC + k + 1 | None<br>None | 1/2     |
| BRCS             | k                 | Branch if Not Equal  Branch if Carry Set          | if (C = 1) then PC ← PC + k + 1<br>if (C = 1) then PC ← PC + k + 1                           | None         | 1/2     |
| BRCC             | k                 |   | if (C = 0) then PC $\leftarrow$ PC + k + 1<br>if (C = 0) then PC $\leftarrow$ PC + k + 1     |              | 1/2     |
| BRSH             | k<br>k            | Branch if Carry Cleared  Branch if Same or Higher | if (C = 0) then PC $\leftarrow$ PC + k + 1<br>if (C = 0) then PC $\leftarrow$ PC + k + 1     | None<br>None | 1/2     |
| BRLO             | k                 | Branch if Lower                                   | if (C = 0) then PC $\leftarrow$ PC + k + 1<br>if (C = 1) then PC $\leftarrow$ PC + k + 1     |              | 1/2     |
| BRMI             | k<br>k            | Branch if Lower  Branch if Minus                  | if $(C = 1)$ then $PC \leftarrow PC + k + 1$<br>if $(N = 1)$ then $PC \leftarrow PC + k + 1$ | None<br>None | 1/2     |
| BRPL             | k                 | Branch if Plus                                    | if $(N = 1)$ then $PC \leftarrow PC + K + 1$<br>if $(N = 0)$ then $PC \leftarrow PC + K + 1$ | None         | 1/2     |
| BRGE             | k                 | Branch if Greater or Equal, Signed                | if (N ⊕ V= 0) then PC ← PC + k + 1   | None         | 1/2     |
| BRLT             | k                 | Branch if Less Than Zero, Signed                  | if (N ⊕ V= 1) then PC ← PC + k + 1   | None         | 1/2     |
| BRHS             | k                 | Branch if Half Carry Flag Set                     | if (H = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRHC             | k                 | Branch if Half Carry Flag Cleared                 | if (H = 0) then PC ← PC + k + 1  | None         | 1/2     |
| BRTS             | k                 | Branch if T Flag Set                              | if (T = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRTC             | k                 | Branch if T Flag Cleared                          | if (T = 0) then PC ← PC + k + 1  | None         | 1/2     |
| BRVS             | k                 | Branch if Overflow Flag is Set                    | if (V = 1) then PC ← PC + k + 1  | None         | 1/2     |
| BRVC             | k                 | Branch if Overflow Flag is Cleared                | if $(V = 1)$ then $PC \leftarrow PC + k + 1$   | None         | 1/2     |
| J1170            | 15                | Dianon i Ovomovi i lag lo Oloarda                 | o, mon i o v i o t k t i   | . 10110      | 1/4     |
| Mnemonics        | Operands          | Description                                       | Operation  | Flags        | #Clocks |





## **Instruction Set Summary (Continued)**

| DDIE                | T                | Bronch if Interrupt Enabled                              | if (1 = 1) then BC ( BC : 1: : 4   | None         | 1/0      |
|---------------------|------------------|--|--|--------------|----------|
| BRIE<br>BRID        | k<br>k           | Branch if Interrupt Disabled                             | if (I = 1) then PC $\leftarrow$ PC + k + 1<br>if (I = 0) then PC $\leftarrow$ PC + k + 1 | None<br>None | 1/2      |
| DATA TRANSFER IN    |                  | Branch if Interrupt Disabled                             | (   = U)   | NONE         | 1/2      |
| MOV                 | Rd, Rr           | Move Between Registers                                   | Rd ← Rr  | None         | 1        |
| MOVW                | Rd, Rr           | Copy Register Word                                       | Rd+1:Rd ← Rr+1:Rr  | None         | 1        |
| LDI                 | Rd, K            | Load Immediate   | Rd ← K   | None         | 1        |
| LD                  | Rd, X            | Load Indirect  | $Rd \leftarrow (X)$  | None         | 2        |
| LD                  | Rd, X+           | Load Indirect and Post-Inc.                              | $Rd \leftarrow (X), X \leftarrow X + 1$  | None         | 2        |
| LD                  | Rd, - X          | Load Indirect and Pre-Dec.                               | $X \leftarrow X - 1$ , $Rd \leftarrow (X)$   | None         | 2        |
| LD                  | Rd, Y            | Load Indirect  | $Rd \leftarrow (Y)$  | None         | 2        |
| LD                  | Rd, Y+           | Load Indirect and Post-Inc.                              | $Rd \leftarrow (Y), Y \leftarrow Y + 1$  | None         | 2        |
| LD                  | Rd, - Y          | Load Indirect and Pre-Dec.                               | $Y \leftarrow Y - 1$ , $Rd \leftarrow (Y)$   | None         | 2        |
| LDD                 | Rd,Y+q           | Load Indirect with Displacement                          | $Rd \leftarrow (Y + q)$  | None         | 2        |
| LD                  | Rd, Z            | Load Indirect  | $Rd \leftarrow (Z)$  | None         | 2        |
| LD                  | Rd, Z+           | Load Indirect and Post-Inc.                              | $Rd \leftarrow (Z), Z \leftarrow Z+1$  | None         | 2        |
| LD                  | Rd, -Z           | Load Indirect and Pre-Dec.                               | $Z \leftarrow Z - 1$ , $Rd \leftarrow (Z)$   | None         | 2        |
| LDD                 | Rd, Z+q          | Load Indirect with Displacement                          | $Rd \leftarrow (Z + q)$  | None         | 2        |
| LDS                 | Rd, k            | Load Direct from SRAM                                    | $Rd \leftarrow (k)$  | None         | 2        |
| ST                  | X, Rr            | Store Indirect   | $(X) \leftarrow Rr$  | None         | 2        |
| ST                  | X+, Rr           | Store Indirect and Post-Inc.                             | $(X) \leftarrow Rr, X \leftarrow X + 1$  | None         | 2        |
| ST                  | - X, Rr          | Store Indirect and Pre-Dec.                              | $X \leftarrow X - 1, (X) \leftarrow Rr$  | None         | 2        |
| ST                  | Y, Rr            | Store Indirect   | (Y) ← Rr   | None         | 2        |
| ST                  | Y+, Rr           | Store Indirect and Post-Inc.                             | $(Y) \leftarrow Rr, Y \leftarrow Y + 1$  | None         | 2        |
| ST                  | - Y, Rr          | Store Indirect and Pre-Dec.                              | $Y \leftarrow Y - 1, (Y) \leftarrow Rr$  | None         | 2        |
| STD<br>ST           | Y+q,Rr<br>Z, Rr  | Store Indirect with Displacement                         | (Y + q) ← Rr   | None         | 2 2      |
|                     | † '              | Store Indirect   | (Z) ← Rr   | None         |          |
| ST<br>ST            | Z+, Rr<br>-Z, Rr | Store Indirect and Post-Inc. Store Indirect and Pre-Dec. | $(Z) \leftarrow Rr, Z \leftarrow Z + 1$<br>$Z \leftarrow Z - 1, (Z) \leftarrow Rr$       | None<br>None | 2 2      |
| STD                 | Z+q,Rr           | Store Indirect with Displacement                         | $(Z+q) \leftarrow Rr$  | None         | 2        |
| STS                 | k, Rr            | Store Direct to SRAM                                     | (k) ← Rr   | None         | 2        |
| LPM                 | 1,1,1            | Load Program Memory                                      | $R0 \leftarrow (Z)$  | None         | 3        |
| LPM                 | Rd, Z            | Load Program Memory                                      | $Rd \leftarrow (Z)$  | None         | 3        |
| LPM                 | Rd, Z+           | Load Program Memory and Post-Inc                         | $Rd \leftarrow (Z), Z \leftarrow Z+1$  | None         | 3        |
| SPM                 |                  | Store Program Memory                                     | (Z) ← R1:R0  | None         | -        |
| IN                  | Rd, P            | In Port  | Rd ← P   | None         | 1        |
| OUT                 | P, Rr            | Out Port   | P ← Rr   | None         | 1        |
| PUSH                | Rr               | Push Register on Stack                                   | STACK ← Rr   | None         | 2        |
| POP                 | Rd               | Pop Register from Stack                                  | Rd ← STACK   | None         | 2        |
| BIT AND BIT-TEST II | NSTRUCTIONS      |  |  |              |          |
| SBI                 | P,b              | Set Bit in I/O Register                                  | I/O(P,b) ← 1   | None         | 2        |
| CBI                 | P,b              | Clear Bit in I/O Register                                | $I/O(P,b) \leftarrow 0$  | None         | 2        |
| LSL                 | Rd               | Logical Shift Left                                       | $Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0$   | Z,C,N,V      | 1        |
| LSR                 | Rd               | Logical Shift Right                                      | $Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0$   | Z,C,N,V      | 1        |
| ROL                 | Rd               | Rotate Left Through Carry                                | $Rd(0)\leftarrow C,Rd(n+1)\leftarrow Rd(n),C\leftarrow Rd(7)$                            | Z,C,N,V      | 1        |
| ROR                 | Rd               | Rotate Right Through Carry                               | $Rd(7)\leftarrow C,Rd(n)\leftarrow Rd(n+1),C\leftarrow Rd(0)$                            | Z,C,N,V      | 1        |
| ASR                 | Rd               | Arithmetic Shift Right                                   | $Rd(n) \leftarrow Rd(n+1), n=06$   | Z,C,N,V      | 1        |
| SWAP                | Rd               | Swap Nibbles   | Rd(30)←Rd(74),Rd(74)←Rd(30)  | None         | 1        |
| BSET                | S                | Flag Set   | SREG(s) ← 1  | SREG(s)      | 1 1      |
| BCLR                | S                | Flag Clear   | $SREG(s) \leftarrow 0$ $T \leftarrow Rr(b)$  | SREG(s)      | <u> </u> |
| BLD                 | Rr, b            | Bit Store from Register to T                             | $I \leftarrow Rr(b)$<br>$Rd(b) \leftarrow T$   | None         |          |
|                     | Rd, b            | Bit load from T to Register                              | C ← 1  | C            | 1        |
| SEC<br>CLC          | †                | Set Carry Clear Carry                                    | C ← 1<br>C ← 0   | С            | 1        |
| SEN                 | †                | Set Negative Flag  | N ← 1  | N            | 1        |
| CLN                 | †                | Clear Negative Flag                                      | N ← 0  | N            | 1        |
| SEZ                 | †                | Set Zero Flag  | Z ← 1  | Z            | 1        |
| CLZ                 | †                | Clear Zero Flag  | Z ← 0  | Z            | 1        |
| SEI                 |                  | Global Interrupt Enable                                  | 1←1  | 1            | 1        |
| CLI                 |                  | Global Interrupt Disable                                 | 1←0  | 1            | 1        |
| SES                 |                  | Set Signed Test Flag                                     | S ← 1  | S            | 1        |
| CLS                 |                  | Clear Signed Test Flag                                   | S ← 0  | S            | 1        |
| SEV                 |                  | Set Twos Complement Overflow.                            | V ← 1  | ٧            | 1        |
| CLV                 |                  | Clear Twos Complement Overflow                           | V ← 0  | V            | 1        |
| SET                 |                  | Set T in SREG  | T ← 1  | Т            | 1        |
| Mnemonics           | Operands         | Description  | Operation  | Flags        | #Clocks  |
|                     |                  | I .  | 1  | I.           |          |

## **Instruction Set Summary (Continued)**

| CLT           |             | Clear T in SREG               | T ← 0                                    | Т    | 1 |
|---------------|-------------|-------------------------------|--|------|---|
| SEH           |             | Set Half Carry Flag in SREG   | H ← 1                                    | Н    | 1 |
| CLH           |             | Clear Half Carry Flag in SREG | H ← 0                                    | Н    | 1 |
| MCU CONTROL I | NSTRUCTIONS |                               |  |      |   |
| NOP           |             | No Operation                  |  | None | 1 |
| SLEEP         |             | Sleep                         | (see specific descr. for Sleep function) | None | 1 |
| WDR           |             | Watchdog Reset                | (see specific descr. for WDR/timer)      | None | 1 |





### **Ordering Information**


| Speed (MHz) | Power Supply | Ordering Code | Package | Operation Range |
|-------------|--------------|---------------|---------|-----------------|
| 8           | 2.7 - 5.5    | ATmega8L-8AC  | 32A     | Commercial      |
|             |              | ATmega8L-8PC  | 28P3    | (0°C to 70°C)   |
|             |              | ATmega8L-8MC  | 32M1-A  |                 |
|             |              | ATmega8L-8AI  | 32A     | Industrial      |
|             |              | ATmega8L-8PI  | 28P3    | (-40°C to 85°C) |
|             |              | ATmega8L-8MI  | 32M1-A  |                 |
| 16          | 4.5 - 5.5    | ATmega8-16AC  | 32A     | Commercial      |
|             |              | ATmega8-16PC  | 28P3    | (0°C to 70°C)   |
|             |              | ATmega8-16MC  | 32M1-A  |                 |
|             |              | ATmega8-16AI  | 32A     | Industrial      |
|             |              | ATmega8-16PI  | 28P3    | (-40°C to 85°C) |
|             |              | ATmega8-16MI  | 32M1-A  |                 |

Note: This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.

| Package Type |   |  |  |  |
|--------------|---|--|--|--|
| 32A          | 32-lead, Thin (1.0 mm) Plastic Quad Flat Package (TQFP)                     |  |  |  |
| 28P3         | 28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)                    |  |  |  |
| 32M1-A       | 32-pad, 5 x 5 x 1.0 body, Lead Pitch 0.50 mm Micro Lead Frame Package (MLF) |  |  |  |

### **Packaging Information**

### 32A



### **COMMON DIMENSIONS**

(Unit of Measure = mm)

| SYMBOL | MIN      | NOM  | MAX  | NOTE   |
|--------|----------|------|------|--------|
| А      | _        | _    | 1.20 |        |
| A1     | 0.05     | _    | 0.15 |        |
| A2     | 0.95     | 1.00 | 1.05 |        |
| D      | 8.75     | 9.00 | 9.25 |        |
| D1     | 6.90     | 7.00 | 7.10 | Note 2 |
| Е      | 8.75     | 9.00 | 9.25 |        |
| E1     | 6.90     | 7.00 | 7.10 | Note 2 |
| В      | 0.30     | _    | 0.45 |        |
| С      | 0.09     | _    | 0.20 |        |
| L      | 0.45     | _    | 0.75 |        |
| е      | 0.80 TYP |      |      |        |

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ABA.
- Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001


| 4mei   | 2325 Orchard Parkway |
|--------|----------------------|
| AIIIEL | San Jose, CA 95131   |


| T | TITLE  |
|---|--|
|   | 32A, 32-lead, 7 x 7 mm Body Size, 1.0 mm Body Thickness,         |
|   | 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) |


| DRAWING NO. | REV. |
|-------------|------|
| 32A         | В    |











Note: 1. Dimensions D and E1 do not include mold Flash or Protrusion.

Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").

### **COMMON DIMENSIONS**

(Unit of Measure = mm)

| SYMBOL | MIN    | NOM       | MAX    | NOTE   |  |
|--------|--------|-----------|--------|--------|--|
| Α      | _      | _         | 4.5724 |        |  |
| A1     | 0.508  | _         | _      |        |  |
| D      | 34.544 | _         | 34.798 | Note 1 |  |
| Е      | 7.620  | _         | 8.255  |        |  |
| E1     | 7.112  | _         | 7.493  | Note 1 |  |
| В      | 0.381  | _         | 0.533  |        |  |
| B1     | 1.143  | _         | 1.397  |        |  |
| B2     | 0.762  | _         | 1.143  |        |  |
| L      | 3.175  | _         | 3.429  |        |  |
| С      | 0.203  | _         | 0.356  |        |  |
| eВ     | _      | _         | 10.160 |        |  |
| е      |        | 2.540 TYP |        |        |  |


09/28/01

| <u>AIMEL</u> | 2325 Orchard<br>San Jose, CA | Parkway<br>95131 |
|--------------|------------------------------|------------------|
|--------------|------------------------------|------------------|

| IIILE   |    |
|---|----|
| 28P3, 28-lead (0.300"/7.62 mm Wide) Plastic Dua | ıl |
| Inline Package (PDIP)                           |    |

| DRAWING NO. | REV. |
|-------------|------|
| 28P3        | В    |

### 32M1-A





### **Erratas**

ATmega8 Rev. D, E, F, and G The revision letter in this section refers to the revision of the ATmega8 device.

- CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2
- 1. CKOPT Does not Enable Internal Capacitors on XTALn/TOSCn Pins when 32 KHz Oscillator is Used to Clock the Asynchronous Timer/Counter2

When the internal RC Oscillator is used as the main clock source, it is possible to run the Timer/Counter2 asynchronously by connecting a 32 KHz Oscillator between XTAL1/TOSC1 and XTAL2/TOSC2. But when the internal RC Oscillator is selected as the main clock source, the CKOPT Fuse does not control the internal capacitors on XTAL1/TOSC1 and XTAL2/TOSC2. As long as there are no capacitors connected to XTAL1/TOSC1 and XTAL2/TOSC2, safe operation of the Oscillator is not quaranteed.

#### Problem fix/Workaround

Use external capacitors in the range of 20 - 36 pF on XTAL1/TOSC1 and XTAL2/TOSC2. This will be fixed in ATmega8 Rev. G where the CKOPT Fuse will control internal capacitors also when internal RC Oscillator is selected as main clock source. For ATmega8 Rev. G, CKOPT = 0 (programmed) will enable the internal capacitors on XTAL1 and XTAL2. Customers who want compatibility between Rev. G and older revisions, must ensure that CKOPT is unprogrammed (CKOPT = 1).

## Datasheet Change Log for ATmega8

This document contains a log on the changes made to the datasheet for ATmega8.

Changes from Rev. 2486K-08/03 to Rev. 2486L-10/03

All page numbers refers to this document.

1. Updated "Calibrated Internal RC Oscillator" on page 28.

Changes from Rev. 2486K-08/03 to Rev. 2486L-10/03

All page numbers refers to this document.

- 1. Removed "Preliminary" and TBDs from the datasheet.
- 2. Renamed ICP to ICP1 in the datasheet.
- 3. Removed instructions CALL and JMP from the datasheet.
- 4. Updated t<sub>RST</sub> in Table 15 on page 36, V<sub>BG</sub> in Table 16 on page 40, Table 100 on page 239 and Table 102 on page 241.
- Replaced text "XTAL1 and XTAL2 should be left unconnected (NC)" after Table 9 in "Calibrated Internal RC Oscillator" on page 28. Added text regarding XTAL1/XTAL2 and CKOPT Fuse in "Timer/Counter Oscillator" on page 30.
- 6. Updated Watchdog Timer code examples in "Timed Sequences for Changing the Configuration of the Watchdog Timer" on page 43.
- 7. Removed bit 4, ADHSM, from "Special Function IO Register SFIOR" on page 56.
- 8. Added note 2 to Figure 103 on page 212.
- 9. Updated item 4 in the "Serial Programming Algorithm" on page 233.
- 10. Added  $t_{WD\_FUSE}$  to Table 97 on page 234 and updated Read Calibration Byte, Byte 3, in Table 98 on page 235.
- 11. Updated Absolute Maximum Ratings\* and DC Characteristics in "Electrical Characteristics" on page 237.

Changes from Rev. 2486J-02/03 to Rev. 2486K-08/03

All page numbers refers to this document.

- 1. Updated V<sub>BOT</sub> values in Table 15 on page 36.
- 2. Updated "ADC Characteristics" on page 243.
- 3. Updated "ATmega8 Typical Characteristics" on page 244.
- 4. Updated "Erratas" on page 16.

Changes from Rev. 2486I-12/02 to Rev. 2486J-02/03

All page numbers refers to this document.





- 1. Improved the description of "Asynchronous Timer Clock clkASY" on page 24.
- 2. Removed reference to the "Multipurpose Oscillator" application note and the "32 kHz Crystal Oscillator" application note, which do not exist.
- 3. Corrected OCn waveforms in Figure 38 on page 88.
- 4. Various minor Timer 1 corrections.
- 5. Various minor TWI corrections.
- 6. Added note under "Filling the Temporary Buffer (Page Loading)" on page 213 about writing to the EEPROM during an SPM Page load.
- 7. Removed ADHSM completely.
- 8. Added section "EEPROM Write during Power-down Sleep Mode" on page 21.
- Removed XTAL1 and XTAL2 description on page 5 because they were already described as part of "Port B (PB7..PB0) XTAL1/ XTAL2/TOSC1/TOSC2" on page 5.
- 10. Improved the table under "SPI Timing Characteristics" on page 241 and removed the table under "SPI Serial Programming Characteristics" on page 236.
- 11. Corrected PC6 in "Alternate Functions of Port C" on page 59.
- 12. Corrected PB6 and PB7 in "Alternate Functions of Port B" on page 56.
- 13. Corrected 230.4 Mbps to 230.4 kbps under "Examples of Baud Rate Setting" on page 156.
- 14. Added information about PWM symmetry for Timer 2 in "Phase Correct PWM Mode" on page 111.
- 15. Added thick lines around accessible registers in Figure 76 on page 166.
- 16. Changed "will be ignored" to "must be written to zero" for unused Z-pointer bits under "Performing a Page Write" on page 213.
- 17. Added note for RSTDISBL Fuse in Table 87 on page 220.
- 18. Updated drawings in "Packaging Information" on page 13.

Changes from Rev. 2486H-09/02 to Rev. 2486I-12/02

1. Added errata for Rev D, E, and F on page 16.

Changes from Rev. 2486G-09/02 to Rev. 2486H-09/02

1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles.

## Changes from Rev. 2486F-07/02 to Rev. 2486G-09/02

All page numbers refers to this document.

1 Updated Table 103, "ADC Characteristics," on page 243.

## Changes from Rev. 2486E-06/02 to Rev. 2486F-07/02

All page numbers refers to this document.

- 1 Changes in "Digital Input Enable and Sleep Modes" on page 53.
- 2 Addition of OCS2 in "MOSI/OC2 Port B, Bit 3" on page 57.

### 3 The following tables has been updated:

Table 51, "CPOL and CPHA Functionality," on page 129, Table 59, "UCPOL Bit Settings," on page 155, Table 72, "Analog Comparator Multiplexed Input(1)," on page 192, Table 73, "ADC Conversion Time," on page 197, Table 75, "Input Channel Selections," on page 203, and Table 84, "Explanation of Different Variables used in Figure 103 and the Mapping to the Z-pointer," on page 218.

- 5 Changes in "Reading the Calibration Byte" on page 230.
- 6 Corrected Errors in Cross References.

## Changes from Rev. 2486D-03/02 to Rev. 2486E-06/02

All page numbers refers to this document.

### 1 Updated Some Preliminary Test Limits and Characterization Data

The following tables have been updated:

Table 15, "Reset Characteristics," on page 36, Table 16, "Internal Voltage Reference Characteristics," on page 40, DC Characteristics on page 237, Table, "ADC Characteristics," on page 243.

### 2 Changes in External Clock Frequency

Added the description at the end of "External Clock" on page 30. Added period changing data in Table 99, "External Clock Drive," on page 239.

### 3 Updated TWI Chapter

More details regarding use of the TWI bit rate prescaler and a Table 65, "TWI Bit Rate Prescaler," on page 170.

## Changes from Rev. 2486C-03/02 to Rev. 2486D-03/02

All page numbers refers to this document.

### 1 Updated Typical Start-up Times.

The following tables has been updated:

Table 5, "Start-up Times for the Crystal Oscillator Clock Selection," on page 26, Table 6, "Start-up Times for the Low-frequency Crystal Oscillator Clock Selection," on page 26, Table 8, "Start-up Times for the External RC Oscillator Clock Selection," on page 27, and Table 12, "Start-up Times for the External Clock Selection," on page 30.

2 Added "ATmega8 Typical Characteristics" on page 244.





# Changes from Rev. 2486B-12/01 to Rev. 2486C-03/02

All page numbers refers to this document.

### 1 Updated TWI Chapter.

More details regarding use of the TWI Power-down operation and using the TWI as Master with low TWBRR values are added into the datasheet.

Added the note at the end of the "Bit Rate Generator Unit" on page 167.

Added the description at the end of "Address Match Unit" on page 167.

### 2 Updated Description of OSCCAL Calibration Byte.

In the datasheet, it was not explained how to take advantage of the calibration bytes for 2, 4, and 8 MHz Oscillator selections. This is now added in the following sections:

Improved description of "Oscillator Calibration Register – OSCCAL" on page 29 and "Calibration Byte" on page 221.

### 3 Added Some Preliminary Test Limits and Characterization Data.

Removed some of the TBD's in the following tables and pages:

Table 3 on page 24, Table 15 on page 36, Table 16 on page 40, Table 17 on page 42, "TA =  $-40 \times C$  to  $85 \times C$ , VCC = 2.7V to 5.5V (unless otherwise noted)" on page 237, Table 99 on page 239, and Table 102 on page 241.

### 4 Updated Programming Figures.

Figure 104 on page 222 and Figure 112 on page 232 are updated to also reflect that AVCC must be connected during Programming mode.

### 5 Added a Description on how to Enter Parallel Programming Mode if RESET Pin is Disabled or if External Oscillators are Selected.

Added a note in section "Enter Programming Mode" on page 224.



### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

### Regional Headquarters

#### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

#### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

### **Atmel Operations**

#### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

### ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00

Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine

BP 123


38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

**Disclaimer:** Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved. Atmel<sup>®</sup> and combinations thereof, AVR<sup>®</sup>, and AVR Studio<sup>®</sup> are the registered trademarks of Atmel Corporation or its subsidiaries. Microsoft<sup>®</sup>, Windows NT<sup>®</sup>, and Windows XP<sup>®</sup> are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.